

# USE OF AMMONIA FOR ETCHING ORGANIC LOW-K DIELECTRICS

5

## RELATED APPLICATIONS

This application is also related to the commonly assigned U.S. Patent Application No.: \_\_\_\_\_ (Attorney Docket No. LAM1P147/P0675) entitled UNIQUE PROCESS CHEMISTRY FOR ETCHING ORGANIC LOW-K  
10 MATERIALS, by Helen H. Zhu, filed concurrently herewith and incorporated herein by reference.

This application is related to the commonly assigned U.S. Patent Application No.: \_\_\_\_\_ (Attorney Docket No.: LAM1P149/P0685) entitled POST-ETCH PHOTORESIST STRIP WITH O<sub>2</sub> AND NH<sub>3</sub> FOR  
15 ORGANOSILICATE GLASS LOW-K DIELECTRIC ETCH APPLICATIONS, by Rao V. Annapragada et al., filed concurrently herewith and incorporated herein by reference.

This application is also related to the commonly assigned U.S. Patent Application No.: \_\_\_\_\_ (Attorney Docket No. LAM1P153/P0693) entitled USE OF HYDROCARBON ADDITION FOR THE ELIMINATION OF  
20 MICROMASKING DURING ETCHING OF ORGANIC LOW-K DIELECTRICS, by Chok W. Ho, filed concurrently herewith and incorporated herein by reference.

25

## FIELD OF THE INVENTION

The present invention relates to semiconductor manufacture. More particularly, the present invention relates to the etching of organic low-k dielectrics in semiconductor wafers.

30

## BACKGROUND OF THE INVENTION

Integrated circuits use dielectric layers, which have typically been formed from silicon dioxide, SiO<sub>2</sub>, to insulate conductive lines on various layers of a semiconductor structure. As semiconductor circuits become faster and more compact, operating frequencies increase and the distances between the conductive lines within the semiconductor device decrease. This introduces an increased level of coupling capacitance to the circuit, which has the drawback of slowing the operation of the semiconductor device. Therefore, it has become important to use dielectric layers that are capable of effectively reducing the coupling capacitance levels in the circuit.

In general, the capacitance in an integrated circuit is directly proportional to the dielectric constant,  $k$ , of the material used to form the dielectric layers. As noted above, the dielectric layers in conventional integrated circuits have traditionally been formed of SiO<sub>2</sub>, which has a dielectric constant of about 4.0. Dielectric layers formed of SiO<sub>2</sub> do not reduce the coupling capacitances sufficiently to levels required for increasing device densities and operating frequencies. In an effort to reduce the coupling capacitance levels in integrated circuits, the semiconductor industry has engaged in research to develop materials having a dielectric constant lower than that of SiO<sub>2</sub>, which materials are suitable for use in forming the dielectric layers in integrated circuits. To date, a number of promising materials, which are sometimes referred to as "low- $k$  materials", have been developed. Many of these new dielectrics are organic compounds. In the specification and claims, the definition of a low- $k$  material, is a material with a dielectric constant less than 3.

Low- $k$  materials include, but are specifically not limited to: benzocyclobutene or BCB; Flare<sup>TM</sup> manufactured by Allied Signal® of Morristown, NJ, a division of Honeywell, Inc., Minneapolis, MN; one or more of the Parylene dimers available from Union Carbide® Corporation, Danbury CT; polytetrafluoroethylene or PTFE; and SiLK®. One PTFE suitable for IC dielectric application is SPEEDFILM<sup>TM</sup>, available from W. L. Gore & Associates, Inc, Newark, DE. SiLK®, available from the Dow® Chemical Company, Midland, Michigan, is a silicon-free BCB.

During semiconductor wafer processing, features of the semiconductor device are defined in the wafer using well known patterning and etching processes. In these processes a photoresist (PR) material is deposited on the wafer and then is exposed to light filtered by a reticle. The reticle is generally a glass plate that is patterned with exemplary feature geometries that blocked light from propagating through the reticle.

After passing through the reticle, the light contacts the surface of the photoresist material. The light changes the chemical composition of the photoresist material such that a developer can remove a portion of the photoresist material. In the case of positive photoresist materials the exposed regions are removed, and in the case of negative photoresist materials the unexposed regions are removed. Thereafter the wafer is etched to remove the underlying material from the areas that are no longer protected by the photoresist material and thereby define the desired features in the wafer. Low-k organic polymers in general can be etched by oxidation (e.g. oxygen-based) or reduction (e.g. hydrogen-based) chemical processes.

The etching of organic low-k dielectrics may be advantageously accomplished in a dual-frequency capacitively-coupled (DFC) dielectric etch system. One such is Lam® Research model 4520XLE™, available from Lam® Research Corporation, Fremont CA. The 4520XLE™ system processes an extremely comprehensive dielectric etch portfolio in one system. Processes include contacts, vias, bilevel contacts, borderless contacts, nitride and oxide spacers, and passivation.

Advanced etch systems like the 4520XLE™ perform several processes in the same system. By performing many different semiconductor fabrication steps in a single system, wafer throughput can be increased. Even further advanced systems contemplate the performance of additional steps within the same equipment. Again by way of example, but not limitation, Lam® Research Corporation's Exelan™ and Exelan-HP™ systems are dry etch systems capable of performing many process steps in a single apparatus. Exelan™ enables hardmask open, inorganic and organic ARC etch, and photoresist strip to be performed *in situ* with a single chamber. This system's extensive process portfolio includes all dual damascene structures, contacts,

vias, spacers, and passivation etch in doped and undoped oxides and low-k dielectrics required in the sub-0.18 micron environment. Of course, the principles enumerated herein may be implemented in wide variety of semiconductor fabrication systems, and these principles specifically contemplate all such alternatives.

5           As used herein, the term *in situ* refers to one or more processes performed on a given substrate, such as a silicon wafer, in the same piece of semiconductor fabrication equipment without removing the substrate from the equipment.

          As discussed, the etching of organic low-k dielectrics may be accomplished using oxygen-based or hydrogen-based etching processes. Each of these is, however,  
10       less than ideal.

          Hydrogen-based etching processes, e.g.: N<sub>2</sub>/H<sub>2</sub> processes, are less than ideal for etching organic low-k dielectrics, particularly for etching the high-density features required in current sub-0.18 micron devices. This is true for a number of reasons. First, current N<sub>2</sub>/H<sub>2</sub> processes offer generally slow etch rates and poor profile control  
15       of the etched features: bowing and re-entrant etch profiles are particular problems. Another problem relates to high aspect ratio features having differing sizes, which features are etched concurrently.

          The etching of high aspect ratio trenches, sometimes referred to as HART, into low-k materials is becoming increasingly important for micro- and nano-engineering.  
20       One example is in the case of comb-driven structures, trench capacitors, and trench isolation for vertical transistors. The aspect ratio, AR, is defined as the depth of the trench divided by its width. Currently, one of the most commonly implemented techniques for etching HART's is dry reactive ion etching, or RIE.

          When etching HART's with RIE it is observed that the etch rate is dependant  
25       on time and the mask opening. In general, smaller trench openings are etched more slowly than those that are wider. Accordingly, large features etch at a faster rate than small features. This effect is known as Aspect Ratio Dependent Etch (ARDE) or "RIE lag". Known N<sub>2</sub>/H<sub>2</sub> etch processes incur not only significant RIE lag, but more importantly, also exhibit etched profile angle dependence on feature size.

Another problem with known N<sub>2</sub>/H<sub>2</sub> chemistries is that they have generally poor selectivity with respect to the oxides and nitrides commonly used as hard masks during etching. This means that the hard mask that should provide accurate feature definition is itself etched away fairly quickly during dielectric etch by the N<sub>2</sub>/H<sub>2</sub> etch chemistry.

Another problem with N<sub>2</sub>/H<sub>2</sub> plasmas is that in general they are stable only over fairly narrow ranges of pressure and power as a result of the high ionization potential of N<sub>2</sub>.

Finally, etching of organic low-k dielectrics with known N<sub>2</sub>/H<sub>2</sub> processes is slow. This leads to reduced wafer throughput and increased cost of ownership of processing equipment for the integrated circuit manufacturer.

The slow etch rates obtainable by N<sub>2</sub>/H<sub>2</sub> processes is often overcome using oxidative processes, most especially utilizing oxygen, O<sub>2</sub> and a diluent such as nitrogen, N<sub>2</sub>. O<sub>2</sub>/N<sub>2</sub> etch systems tend to possess much faster etch rates than N<sub>2</sub>/H<sub>2</sub> systems, but are especially prone to bowing and can degrade the dielectric constant of the low-k dielectric. More troubling, they introduce a significant new problem, especially when utilized in conjunction with the manufacture of integrated circuit devices that incorporate copper.

Copper is currently being implemented as an interconnect material in favor of prior aluminum interconnect technologies. Copper offers several important advantages over aluminum. The higher conductivity of copper simplifies interconnect routing. This reduces the number of interconnect levels from 12 to 6, which removes upwards of 200 process steps and has a direct impact on device yield. Chips with copper interconnects operate with less power at a given frequency than chips with aluminum interconnects. Accordingly, copper interconnect technology enables devices with significantly higher performance for mobile applications. Finally, for very small features, the interconnect delay for copper and low-k materials is approximately one-half that of aluminum and SiO<sub>2</sub>. Copper interconnects are accordingly preferred for

very small features because it provides speed enhancement with no sacrifice of device reliability.

5 Where copper in such devices is exposed to the etching environment, the use of an oxygen plasma often results in damage to the copper lines by generating copper-containing residue, which may deposit on the trench and via sidewalls causing copper contamination of the dielectric materials. Eventual migration of the copper to the transistor level of the device leads to failure of the device due to copper poisoning.

10 Many current integrated circuit fabrication technologies utilize a photoresist stripping step following one or more of the patterning steps used to form the features in the wafer. If a methodology could be found which not only completed a dielectric etch step, but simultaneously removed the photoresist from the surface of the wafer, a process step, that of the separate photoresist strip, could be eliminated. This of course would result in lower process times and higher throughput.

15 From the foregoing, a low-k etch process which implements higher etch rates than previous N<sub>2</sub>/H<sub>2</sub> processes while avoiding the problems associated with prior N<sub>2</sub>/H<sub>2</sub> processes would be very desirable.

It would also be very desirable to avoid the previously discussed problems with RIE lag, etch rate, and especially profile control.

20 It would moreover be very desirable to provide an etching process which exhibits a much higher degree of selectivity between the organic low-k dielectric and the hard mask required to form features through the dielectric. It would also be advantageous if the etch process could minimize the effect of "micro-masking" at the bottom of the etched feature. Micro-masking occurs when the etch process etches away a portion of the hard mask and subsequently re-deposits elements of the etched  
25 hard mask at the bottom of etched features.

It would be very advantageous if a dielectric etch process could be implemented which achieved the previous advantages while enabling a more stable

etch plasma over a wider band of pressure and power operations than current N<sub>2</sub>/H<sub>2</sub> processes.

5 In order to maintain a high wafer throughput, what is also desirable is that the methodology be capable of being performed *in situ* within the fabrication equipment utilized to form the wafer.

Finally, it would be very desirable if these advantages could be implemented using existing integrated circuit manufacturing equipment.

10 These and other features of the present invention will be described in more detail in the section entitled detailed description of the preferred embodiments and in conjunction with the following figures.

## SUMMARY OF THE INVENTION

5 The present invention teaches a process chemistry utilizing ammonia, NH<sub>3</sub>, as an active etchant for etching features in wafers incorporating organic low-k dielectrics. The process results in significantly higher etch rates than previous N<sub>2</sub>/H<sub>2</sub> processes and which avoids the previously discussed problems with RIE lag and especially profile control. The process exhibits a much higher degree of selectivity between organic low-k dielectrics and commonly utilized hard mask materials. The process disclosed by the present invention enables a more stable etch plasma over a wider band of pressure and power operations than current N<sub>2</sub>/H<sub>2</sub> processes. The process disclosed herein is capable of being performed *in situ* within the fabrication equipment utilized to form the wafer, and is capable of implementation on a wide variety of existing integrated circuit manufacturing equipment. The ammonia etchant not only etches the organic low-k dielectric, but also removes the photoresist from the surface of the wafer.

15 The use of ammonia as an organic low-k dielectric etchant may combined with other etch routines to form features through a wide variety of films to implement any number of integrated circuit designs.



## BRIEF DESCRIPTION OF THE DRAWING

For more complete understanding of the present invention, reference is made to the accompanying Drawing in the following Detailed Description of the Preferred Embodiments. In the drawing:

5            Fig. 1a is an overview flowchart of a process for etching a layer of organic low-k dielectric as part of an integrated circuit device.

            Fig. 1b is an overview flowchart of a process for etching a feature through a wafer stack incorporating two layers of organic low-k dielectric separated by a trench stop layer, and incorporating a hard mask.

10           Fig. 2a is a cross-section through a test wafer having applied thereto a patterned layer of photoresist prior to etching.

            Fig. 2b is a cross-section through the test wafer following a first etch step.

            Fig. 2c is a cross-section through the test wafer following a second, non-selective etch step.

15           Fig. 2d is a cross-section through the test wafer following the third etch step employing ammonia as a final etchant to form the feature.

            Fig. 3 is a photomicrograph through a test wafer, displaying the profile control achieved by the present invention.

20           Reference numbers refer to the same or equivalent parts of the invention throughout the several figures of the Drawing.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention teaches a novel etch chemistry for etching a wide variety of feature sizes and shapes in wafers incorporating organic low-k dielectrics. The methodology taught herein results in minimal RIE lag, minimal bowing of the trenches and vias formed by the etch process, good etch profiles, and good etch  
5 uniformity across the wafer.

In order to etch a variety of features, including but specifically not limited to trenches and vias, in wafers including organic low-k dielectric layers the present invention implements ammonia as an etchant.

10 Having reference to Fig. 1a, in order to practice the process, 100, of the present invention a wafer is situated within a reaction vessel capable of forming an etch plasma. This reaction vessel or chamber may be an item of single purpose etching equipment, or may be a multiple purpose wafer processing system. One equipment particularly well suited for practicing the present invention is the Exelan™ dry etch  
15 system, available from Lam Research Corporation, Fremont, CA. Exelan™ is capable of performing hardmask open, inorganic and organic ARC etch, and photoresist strip *in situ* within a single chamber. Alternative equipment may of course be utilized.

The wafer, previously having had a layer of patterned photoresist applied to upper surface thereof, is mounted within the chamber at 102, a flow of etchant gas is  
20 introduced into the chamber at 104, and an etch plasma struck at 106. As previously discussed, this etchant gas comprises ammonia, NH<sub>3</sub>.

The present invention may conveniently be implemented as part of a multi-step etch regime, for instance as shown at figures 1b and 2a-d. Having reference now to Fig.2 a, an example wafer, 1, having a patterned layer of photoresist, 10, is shown.  
25 In this example, wafer 1 includes a silicon substrate, 22 having deposited thereon a silicon carbide barrier layer, 20. Deposited over barrier layer 20 is a first layer 18 of organic low-k dielectric, for instance Dow Chemical's SiLK™. A metallized structure, not shown, may be formed under the barrier layer 20. A thin silicon carbide

trench stop layer 16, is deposited between the first organic low-k layer 18 and the second organic low-k layer 14 to form a dual damascene structure, not shown. A second organic low-k layer 14, also of SiLK™, is deposited over trench stop layer 16. A hard mask layer of PEARL™, a plasma-enhanced anti-reflective layer also available from Novellus Systems, Inc. San Jose, CA is deposited over second organosilicate layer 14, completing the example in wafer stack. Patterned photoresist layer 10, previously discussed, is applied over hard mask 12. Of course, it will be recognized by those having skill in the art that this wafer stack is exemplary only. Alternative structures and films, known to those having skill in the art may be utilized to implement alternative integrated circuit designs.

Referring now to Figs. 1b and 2a-d one multi-step etch process 200, which utilizes an ammonia etch step employing the dual-frequency etch equipment previously discussed, is disclosed. Several of the process parameters of the present invention may be modified to suit varying conditions, etchant gas combinations, and wafer stack compositions. Certain preferred embodiments, and their alternatives will be discussed below.

At 102 the wafer is situated within the reaction chamber. At 120 a flow of a first, selective etchant gas is introduced into the chamber of the dual-frequency etch equipment previously discussed. At 104 the etch plasma is struck. According to one embodiment, the first etchant gas is a mixture including Ar, oxygen, carbon tetrafluoromethane CF<sub>4</sub>, and octafluorocyclobutane, C<sub>4</sub>F<sub>8</sub>. This mixture is of course highly application specific, and alternative etch steps implementing alternative etchants and diluents may be used either before or after an NH<sub>3</sub> etch step according to the present invention.

According to one embodiment of the present invention, the first, selective, etch step is conducted at a chamber pressure of between 0 and 250 mTorr, more preferably between 10 and 100 mTorr, more preferably still between 40 and 80 mTorr, and most preferably at about 70 mTorr.

The upper frequency of the plasma is formed at power levels from about 250W to about 2500W. More preferably, the upper power level is formed from about 250W to about 1500W. More preferably still, this power level is set at between about 250 to about 1000W. Most preferably the upper frequency power is set at about 500W.

- 5           The lower frequency power level is set at power levels from about 250W to about 2500W. More preferably, the upper power level is formed from about 500W to about 2000W. More preferably still, this power level is set at between about 750W to about 2000W. Most preferably the lower frequency power is set at about 1000W.

- 10           The mixture of the first etchant gas is preferably comprised of flows of the constituent etch gasses. These include oxygen, O<sub>2</sub>, at flows from about 3 sccm to about 300 sccm, more preferably from about 5 sccm to about 75 sccm, more preferably still from about 10 sccm to about 50 sccm and most preferably at about 15 sccm. This first etchant gas also contains argon as a diluent, at flows from about 10 sccm to about 500 sccm, more preferably from about 50 sccm to about 250 sccm,  
15           more preferably still from about 100 sccm to about 200 sccm and most preferably at about 160 sccm.

- The etchant further includes a flow of octafluorocyclobutane, C<sub>4</sub>F<sub>8</sub>, from about 1 sccm to about 50 sccm, more preferably from about 3 sccm to about 30 sccm, more preferably still from about 5 sccm to about 20 sccm and most preferably at about  
20           5 sccm. A final etch gas constituent in this embodiment is CF<sub>4</sub>, tetrafluoromethane at a flow rate from about 1 sccm to about 100 sccm, more preferably from about 10 sccm to about 75 sccm, more preferably still from about 20 sccm to about 50 sccm and most preferably at about 40 sccm.

- Etching proceeds at a controlled temperature, for a specified period of time. In  
25           the exemplar under discussion, the first etch may proceed at temperatures between 0°C and 60°C. More particularly from about 5°C to about 50°C. More particularly still, from about 10°C to about 40°C, and most preferably at about 40°C. First etch times may further vary from small fractions of a second to about 10 minutes, and are situation dependent. In the example presented here, etching at the most preferable

power settings, gas flows and temperature, the first, selective etch was accomplished in about 28 seconds. This etch step provides a high degree of selectivity between the organosilicate dielectric 14 and the stop layer 16.

5 In order to accomplish the preceding temperature control, the temperature of the wafer is thermally maintained by a flow of coolant gas through the chuck retaining the wafer in the reaction vessel, sometimes referred to as ESC, or electrostatic chuck, temperature. This flow of coolant gas, for instance helium, is at a flow rate from about 1 sccm to about 50 sccm, more preferably from about 2 sccm to about 30 sccm, more preferably still from about 10 sccm to about 20 sccm and most preferably at about 15  
10 sccm. Etching proceeds until the desired etch results have been met. In this example, the first etch step proceeds until the etch reaches the etch stop layer, 16, as shown at Fig. 2b. This corresponds to step 122.

To accomplish the second etch step, 124, which in this example is a non-selective etch through stop layer 16, several of the previously discussed process  
15 parameters are changed. The second etch is conducted at a chamber pressure of between 0 and 250 mTorr, more preferably between 10 and 100 mTorr, more preferably still between 40 and 90 mTorr, and most preferably at about 55 mTorr.

The upper frequency of the plasma is formed at power levels from about 250W to about 2500W. More preferably, the upper power level is formed from about 500W  
20 to about 2000W. More preferably still, this power level is set at between about 1000W to about 1500W. Most preferably the upper frequency power is set at about 1400W.

The lower frequency power level is set at power levels from about 250W to about 2500W. More preferably, the upper power level is formed from about 500W to  
25 about 2000W. More preferably still, this power level is set at between about 750W to about 2000W. Most preferably the lower frequency power is set at about 1000W.

The mixture of the second etchant gas is again preferably comprised of flows of the constituent etch gasses. These include oxygen, O<sub>2</sub>, at flows from about 3 sccm

to about 300 sccm, more preferably from about 5 sccm to about 150 sccm, more preferably still from about 7 sccm to about 50 sccm and most preferably at about 9 sccm. This second etchant gas also contains argon as a diluent, at flows from about 10 sccm to about 500 sccm, more preferably from about 50 sccm to about 250 sccm, more preferably still from about 100 sccm to about 200 sccm and most preferably at about 140 sccm.

The etchant further includes a flow of octafluorocyclobutane, C<sub>4</sub>F<sub>8</sub>, from about 1 sccm to about 50 sccm, more preferably from about 5 sccm to about 30 sccm, more preferably still from about 10 sccm to about 20 sccm and most preferably at about 15 sccm.

Again, etching proceeds at a controlled temperature, for a specified period of time. In the exemplar under discussion, the second etch may proceed at temperatures between 0°C and 60°C. More particularly from about 5°C to about 50°C. More particularly still, from about 10°C to about 40°C, and most preferably at about 40°C. Again, etch temperature was maintained by a flow of coolant gas applied to the backside of the wafer in the process chuck. Process times may further vary from small fractions of a second to about 10 minutes, and are situation dependent. In the example presented here, processed at the most preferable power settings, gas flows and temperature, the second etch was accomplished in about 10 seconds. This etch step provides a low degree of selectivity between the organosilicate dielectric 18 and the stop layer 16. Etch step 124 proceeds at least until etch stop 16 has been etched through, as shown at Fig. 2c. In this example, this etch step also etches through a portion, but not all, of OSG layer 18. At this point step 126 is reached.

To complete the etching of the feature, a third selective etch step, 106 is conducted. To perform step 106, an etch through the remainder of OSG layer 18, several of the previously discussed process parameters are again changed. The third etch is conducted at a chamber pressure of between 0 and 500 mTorr, more preferably between 10 and 250 mTorr, more preferably still between 100 and 200 mTorr, and most preferably at about 160 mTorr.

The upper frequency of the plasma is formed at power levels from about 150W to about 2500W. More preferably, the upper power level is formed from about 250W to about 1500W. More preferably still, this power level is set at between about 250 to about 1000W. Most preferably the upper frequency power is set at about 500W.

5           The lower frequency power level is set at power levels from about 0W to about 2500W. More preferably, the lower power level is formed from about 0W to about 1000W. More preferably still, this power level is set at between about 0W to about 100W. Most preferably the lower frequency power is set at about 0W.

10           The mixture of the third etchant gas is again preferably comprised of a flow of etchant gases. In one preferred embodiment, this etchant gas comprises ammonia, NH<sub>3</sub>, 5 sccm to about 1500 sccm, more preferably from about 100 sccm to about 1000 sccm, more preferably still from about 300 sccm to about 800 sccm and most preferably at about 600 sccm.

15           While one embodiment of this invention contemplates the use of NH<sub>3</sub> alone as the etchant, alternative embodiments contemplate the use of diluents. An alternative could contain helium or other known etchant gas diluents.

20           Once again, etching proceeds at a controlled temperature, for a specified period of time. In the exemplar under discussion, the third etch may proceed at temperatures between 0°C and 60°C. More particularly from about 5°C to about 50°C. More particularly still, from about 10°C to about 40°C, and most preferably at about 40°C. Again, etch temperature was maintained by a flow of coolant gas applied to the backside of the wafer in the process chuck. Process times may further vary from small fractions of a third to about 10 minutes, and are situation dependent. In the example presented here, processed at the most preferable power settings, gas flows  
25           and temperature, the third etch was accomplished in about 205 seconds. This etch step provides a high degree of selectivity between the organosilicate dielectric 18 and the barrier 20. Following etch step 106, etching is completed at 108 and the wafer is available for further processing at 110.

At this point in the etch regime, the features, for instance 24 and 26, defined by photoresist layer 10 have now been etched through the hard mask layer 12, first OSG dielectric layer, 14, trench stop layer 16, and second OSG dielectric layer 20. The feature is completely etched when barrier layer 20 is reached, as shown at Fig. 2d. At this point, the previously discussed etching and stripping steps have been completed, features 24 and 26 formed in wafer stack 1, and photoresist layer 10 stripped from that wafer stack. The wafer stack is now ready for further patterning, doping or deposition steps as required to complete the integrated circuit device.

Process 200 provides several novel advantages. First among these is the extraordinary degree of control of profile control enabled by the methodology of the present invention. This is shown at Fig. 3, a photomicrograph of a comb structure etched in accordance with the present invention. The extremely anisotropic etch profiles enabled herewith are readily apparent.

A second advantage is that all photoresist has been stripped from the wafer by the NH<sub>3</sub> during the third etch step. This obviates the need for a separate photoresist strip step in wafer fabrication.

One advantage noted during testing of the present invention is the notable lack of bowing produced by the NH<sub>3</sub> etches. It is postulated that where there is insufficient ion bombardment, for instance on the sidewalls of vias and trenches, the NH<sub>3</sub> reacts with the low-k dielectric to form a polymer, possibly an azide with terminating -NH<sub>2</sub> groups. This resultant polymer passivates the sidewall and prevents profile bowing. The polymer formation appears to be temperature dependent and possibly reaction-rate controlled. The sidewall polymer thickness and integrity increases with increasing temperature.

Another embodiment of the present invention contemplates the addition of methyl fluoride, CH<sub>3</sub>F during the final etch step, 106. This addition has been shown to reduce the effects of the previously discussed micro-masking. In one embodiment, a flow of CH<sub>3</sub>F from about 1 sccm to about 50 sccm is added to the NH<sub>3</sub> etch step previously discussed. More preferably this flow is from about 5 sccm to about 30



sccm, more preferably still from about 10 sccm to about 20 sccm and most preferably at about 10 sccm.

5 In order to accomplish the preceding temperature control, the temperature of the wafer is thermally maintained by a flow of coolant gas through the chuck retaining the wafer in the reaction vessel. This flow of coolant gas, for instance helium, is at a flow rate from about 1 sccm to about 50 sccm, more preferably from about 2 sccm to about 30 sccm, more preferably still from about 10 sccm to about 20 sccm and most preferably at about 15 sccm.

10 Not shown in this figure is the previously discussed copper feature. By utilizing an NH<sub>3</sub> etchant, oxidation of the copper feature is obviated, and attendant copper poisoning of the transistor effect of the device is precluded.

15 A specific feature of the present invention is its novel ability to form features of widely varying size contemporaneously, with excellent profile control and with minimal RIE lag, minimal bowing of the vias formed by the etch process, good etch profiles, good resist selectivity, and good etch uniformity across the wafer.

20 It will be apparent to those having ordinary skill in the art that the previously discussed power levels, pressures, flow rates, and temperatures are by way of example only. Different dielectric materials disposed at varying thicknesses in the wafer stack may require different combinations of power, pressure, flow, and temperature. The principles in the present invention specifically contemplate all such combinations.

25 The present invention has been particularly shown and described with respect to certain preferred embodiments of features thereof. However, it should be readily apparent to those of ordinary skill in the art that various changes and modifications in form and detail may be made without departing from the spirit and scope of the invention as set forth in the appended claims. In particular, the principles of the present invention specifically contemplate the incorporation of one or more of the various features and advantages taught herein on a wide variety of integrated circuit devices formed of varying wafer stack configurations defined

by a number of different layers. The previously discussed process variables are of course capable of modification by those having skill in the art to effect different integrated circuit devices. Each of these alternatives is specifically contemplated by the principles of the present invention.

5